high speed

A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset Calibration

JSSC, 2020

A 10-bit 120-MS/s SAR ADC With Reference Ripple Cancellation Technique

JSSC, 2020 (CICC invited submission)