interstage GES technique

A Pipeline SAR ADC With Second-Order Interstage Gain Error Shaping

JSSC, 2020 (VLSI invited submission)